

prior art

FIG. 1




FIG. 2




FIG. 3





FIG. 4








FIG. 6C





```
Equations
SUBDESIGN 'counter4'
                     : INPUT;
   clk
                     : INPUT;
   rst
                     : OUTPUT;
   count0
                     : OUTPUT;
   count1
                     : OUTPUT;
   count2
                     : OUTPUT;
    count3
)
VARIABLE
                     : NODE;
    E0001
                   : NODE;
   EQ002
BEGIN
 count0 = TFFE( VCC, GLOBAL( clk), !rst, VCC, VCC);
 count1 = TFFE( count0, GLOBAL( clk), !rst, VCC, VCC);
 count2 = TFFE( _EQ001, GLOBAL( clk), !rst, VCC, VCC);
 _EQ001 = count0 & count1;
 count3 = TFFE( _EQ002, GLOBAL( clk), !rst, VCC, VCC);
  _EQ002 = count0 & count1 & count2;
END;
```

Fig. 8A

```
-- Design name: counter4
-- Design Statistics
-- Number of Inputs
-- Number of Outs/Inouts : 4
-- Number of TFFEs
-- Number of EQ Equations : 2
library ieee;
use ieee.std_logic_1164.all;
entity tffe is
port (q : inout std_logic;
     t : in std_logic;
     clk : in std_logic;
     rst : in std_logic;
     pre : in std_logic;
     ce : in std_logic
);
end tffe;
architecture v1 of tffe is
signal d: std_logic;
begin
process (rst,pre,clk)
begin
if rst = '0' then
q <= '0';
elsif pre = '0' then
q <= '1';
elsif clk'event and clk = '1' then
if ce = '1' then
q \ll d;
end if ;
end if ;
end process ;
d <= t xor q;
end v1;
library ieee;
use ieee.std_logic_1164.all;
```

```
entity counter4 is
port (
clk : in std logic;
rst : in std logic;
count0 : inout std_logic;
count1 : inout std_logic;
count2 : inout std_logic;
count3 : inout std_logic);
end counter4 ;
architecture conversion of counter4 is
component tffe
port (q : inout std_logic;
     t : in std_logic;
     clk : in std_logic;
     rst : in std_logic;
     pre : in std_logic;
     ce : in std logic
);
end component;
signal EQ001 : std_logic;
signal EQ002 : std logic;
begin
-- 4 TFFE
tffe0 : tffe port map (count0,'1',clk,not rst,'1','1');
tffel: tffe port map (count1, count0, clk, not rst, '1', '1');
tffe2 : tffe port map (count2, EQ001, clk, not rst, '1', '1');
tffe3 : tffe port map (count3, EQ002, clk, not rst, '1', '1');
-- 2 Comb Eqns(s)
EQ001 <= (count0 and count1);
EQ002 <= (count0 and count1 and count2);
-- 0 X Comb Eqn(s)
-- Additional Combinatorial Eqns
-- Assignments for equations w active low LHS
                            Fig. 8B-2
end conversion;
```


```
/* Design statistics
                          : 2
   Number of Inputs
                          : 4
   Number of Outputs
   Number of TFFEs
                           : 4
   Number of EQ Equations: 2
*/
module dffe (q,d,clk,rst,pre,ce);
output q;
input d,clk,rst,pre,ce;
reg q;
always @(posedge clk or negedge rst or negedge pre)
begin
if (~rst)
q = 1'b0;
else if (~pre)
q = 1'b1;
else if (ce)
q = d;
end
endmodule
module tffe (q,t,clk,rst,pre,ce);
output q;
input t,clk,rst,pre,ce;
wire d;
dffe dffe0 (q,d,clk,rst,pre,ce);
assign d = t ^q;
endmodule
```

```
module counter4 (
     clk,
     rst,
     count0,
     count1,
     count2,
     count3);
// 2 Inputs
input clk;
input rst;
// 4 Outputs
output count0;
output count1;
output count2;
output count3;
// 0 reg statements
// 1 wire statements
wire EQ001;
wire _EQ002;
// 4
       TFFE
tffe tffe0 (count0,1'b1,clk,!rst,1'b1,1'b1);
tffe tffel (count1,count0,clk,!rst,1'b1,1'b1);
tffe tffe2 (count2,_EQ001,clk,!rst,1'b1,1'b1);
tffe tffe3 (count3,_EQ002,clk,!rst,1'b1,1'b1);
 // 2 Comb Eqns(s)
 assign _EQ001 = count0 & count1;
 assign _EQ002 = count0 & count1 & count2;
 // 0 X Comb Eqns(s)
 endmodule
```

Fig. 8C-2

```
" Conversion of counter4.tdo to counter4.abl
  clk
                       pin;
                       pin;
    rst
                        pin;
    count0
                       pin;
    count1
   count2
                        pin;
                        pin;
   count3
                        NODE;
    EQ001
                        NODE;
    EQ002
equations
count0.t = 1;
count0.clk = ( clk) ;
count0.ar = !!rst ;
"count0.ap = 1;
"count0.ce = 1;
count1.t = count0 ;
count1.clk = ( clk);
count1.ar = !!rst ;
"count1.ap = 1;
"count1.ce = 1 ;
count2.t = EQ001;
count2.clk = ( clk) ;
count2.ar = !!rst ;
"count2.ap = 1;
"count2.ce = 1;
  EQ001 = count0 & count1;
count3.t = _EQ002 ;
count3.clk = ( clk) ;
count3.ar = !!rst ;
"count3.ap = 1;
"count3.ce = 1;
  EQ002 = count0 & count1 & count2;
END;
```

Fig. 8D






FIG. 9B




FIG. 9C




FIG. 9D




FIG. 9E